Appl. No. 09/565,200 Amdt. Dated October 3, 2005 Reply to Office action of August 9, 2005 Attorney Docket No. P13183-US2 EUS/J/P/05-1255

## **REMARKS/ARGUMENTS**

## 1.) Allowable Subject Matter

The Examiner objected to Claims 6-8 and 14-16 as being dependent upon rejected base claims, but indicated such claims would be allowable if rewritten in independent form, including the limitations of their respective base claims and any intervening claims. The Applicants again thank the Examiner for the indication of allowable subject matter. The Applicants, however, believe the base claims to be patentable over the references of record and, therefore, decline to so amend any of claims 6-8 and 14-16.

## 2.) Claim Rejections - 35 U.S.C. §102(e) / §103 (a)

The Examiner has maintained his prior rejections of claims 1-4 and 9-12, and the Applicants incorporate by reference their prior arguments traversing the rejections. For the reasons that follow, the Applicants traverse the Examiner's reasoning for rejecting Applicants' prior arguments.

The Examiner asserts that a "subtractor 22" illustrated in Figure 4 of Yellin is equivalent to, or provides the same functionality, as Applicants claim element directed to combining selected segments of a data frame processed according to a first process with selected segments of a data frame simultaneously processed according to a second process. The Examiner reaches this conclusion by asserting that Yellin's "subtractor" is "summing/combing [sic] a negative and positive values." Even assuming that "summing" may, in some circumstances, be referred to as "combining" negative and positive values, the Examiner's reasoning fails to support a rejection of claims 1 and 9 as being anticipated by Yellin.

First, relying on the Examiner's reasoning with respect to Yellin's "subtractor 22," the Examiner fails to identify an element of Applicants' claims directed to combining a first signal and the <u>negative</u> of a second signal. The Applicant doesn't claim combining a negative value with a positive value, but combining <u>selected segments of a data frame</u> processed according to a first process with <u>selected segments of a data frame</u> simultaneously processed according to a second process. As noted at page 8, lines 49-

Appl. No. 09/665,200 Amdt. Dated October 3, 2005 Reply to Office action of August 9, 2005 Attorney Docket No. P13183-US2 EUS/J/P/05-1255

52, of Yellin, "[s]ubtractor 22 removes the multiple interference effect outputs of processors 20 from the data signal x(n) in order to produce the corrected signal x'(n) which optional decoder 18 then decodes." Those skilled in the art will readily recognize that subtractor 22 is used to remove an interference signal output from an interference processor from the data signal x(n) in order to produce the corrected signal x'(n). In contrast, Applicants' invention combines selected segments of a data frame processed according to a first process with selected segments of the date frame simultaneously processed according to a second process. Such combination of selected segments is illustrated in Applicants' Figures 4 and 6. In order for Yellin to anticipate Applicants claimed invention, it must disclose the exact invention claimed by applicant. Yellin fails to do so and, thus, fails to anticipate claims 1 or 9.

Secondly, Yellin doesn't disclose "subtracting," much less combining, <u>selected segments</u> of data frames simultaneously processed using two different processes, wherein one process uses an interference cancellation algorithm. Those skilled in the art will readily recognize that "subtractor 22" doesn't provide any type of selection with respect to its positive and negative input signals, but simply <u>continuously</u> adds the two inputs (positive and negative) at every instance of time to produce the output signal. Accordingly, whereas Yellin fails to disclose the combining of <u>selected segments</u> of data frames simultaneously processed using two different processes, it fails to <u>anticipate</u> claims 1 or 9.

Finally, from the Applicants' description of Figures 4 and 6, those skilled in the art will readily appreciate the difference between combining selected segments and subtracting an interference signal from a data signal x(n) in order to produce a corrected signal x'(n). Those skilled in the art will recognize that "subtractor 22" continuously adds the two inputs (positive and negative) at every instance of time to produce the output signal. In contrast, with reference to Applicants' Figure 6, it can be seen that the data frame 66 resulting from combining selected segments of a data frame 62 processed according to a first process with selected segments of a data frame 64 simultaneously processed according to a second process is not the result of adding the two frames 62, 64 together at every instance of time, as done by Yellin's subtractor 22, but is a

Appl. No. 09/665,200 Amdt. Dated October 3, 2005 Reply to Office action of August 9, 2005 Attorney Docket No. P13183-US2 EUS/J/P/05-1255

combination of selected segments of frames 62 and 64 corresponding to different portions of those data frames; *i.e.*, the selected segments that are combined occur at different times. Such a difference renders Yellin insufficient to anticipate claims 1 or 9.

Furthermore, whereas claims 4 and 12 are dependent upon claims 1 and 9, respectively, and include the limitations thereof, those claims are also patentable over Yellin.

## CONCLUSION

In view of the foregoing remarks, the Applicants believe all of the claims currently pending in the Application to be in a condition for allowance. The Applicants, therefore, respectfully request that the Examiner withdraw all rejections and issue a Notice of Allowance for all pending claims.

The Applicants request a telephonic interview if the Examiner has any questions or requires any additional information that would further or expedite the prosecution of the Application.

 $t_{T}(t_{k-1}^{n})$ 

Respectfully submitted

Roger S. Burleigh Registration No. 40,542

Date: October 3, 2005

Ericsson Inc. 6300 Legacy Drive, M/S EVR 1-C-11 Plano, Texas 75024

(972) 583-5799 roger.burleigh@ericsson.com